Time-to-Digital Converter (TDC) with Sub-ps-Level Resolution using Current DAC and Digitally Controllable Load Capacitor
نویسندگان
چکیده
This paper describes a cyclic time domain successive approximation (CTDSA) architecture that can be used as an interpolator in a time-to-digital converter (TDC). The new architecture of the CTDSA achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range. The propagation delay adjustment is implemented by digitally controlling both the unit load capacitors and the discharge current of the load capacitance using current DAC. The proposed CTDSA achieves 610 fs resolution and ~2.5 ns dynamic range. The total simulated power consumption is 25.8mW with 5 MHz conversion rate with 3 V supply. The design was simulated using a 0.35 μm CMOS process.
منابع مشابه
Adpll Xilinx Design for the High Frequency Transmitter/receiver Application
This paper present an all-digital phaselocked loop (ADPLL)-based frequency synthesizer for Wi-MAX applications implemented in 40-nm CMOS. Via frequency planning and design of multiple capacitor-banks in a digitally-controlled oscillator (DCO), the ADPLL covers dual bands of 2.3–2.7 GHz and 3.3–3.8 GHz, while achieving a fine frequency resolution of25Hz. The time-to-digital converter (TDC) achie...
متن کاملSuccessive approximation time-to-digital converter based on vernier charging method
A successive approximation time-to-digital converter (TDC) is presented. The proposed TDC is based on the vernier charging method, and characterized with its timing resolution independent of the period of the reference clock. Further by including voltage ratio together with both current and capacitor ratios to enlarge the pulse stretch factor, a higher timing resolution is attained. The circuit...
متن کاملImplementation of high-resolution time-to-digital converter in 8-bit microcontrollers.
This paper will demonstrate how a time-to-digital converter (TDC) with sub-nanosecond resolution can be implemented into an 8-bit microcontroller using so called "direct" methods. This means that a TDC is created using only five bidirectional digital input-output-pins of a microcontroller and a few passive components (two resistors, a capacitor, and a diode). We will demonstrate how a TDC for t...
متن کاملA 12-bit 50M samples/s digitally self-calibrated pipelined ADC
This thesis describes the different aspects of the design and implementation of a I2-bit 50M samplesjs pipelined non-binary radix 1.9 analog-to-digital converter. The converter architecture is made up of 14 stages with an interstage gain of 1.9 (non-binary radix). Each stage is made of one fully differential sample-and-hold amplifier (SHA), a I-bit sub-ADC (basically one comparator) and a I-bit...
متن کاملTechniques for high-performance digital frequency synthesis and phase control
This thesis presents a 3.6-GHz, 500-kHz bandwidth digital AE frequency synthesizer architecture that leverages a recently invented noise-shaping time-to-digital converter (TDC) and an all-digital quantization noise cancellation technique to achieve excellent in-band and out-of-band phase noise, respectively. In addition, a passive digital-toanalog converter (DAC) structure is proposed as an eff...
متن کامل